MR45V064B

64k(8,192-Word × 8-Bit) FeRAM (Ferroelectric Random Access Memory)   SPI

GENERAL DESCRIPTION

The MR45V064B is a nonvolatile 8,192-word x 8-bit ferroelectric random access memory (FeRAM) developed in the ferroelectric process and silicon-gate CMOS technology. The MR45V064B is accessed using Serial Peripheral Interface.Unlike SRAMs, this device, whose cells are nonvolatile, eliminates battery backup required to hold data. This device has no mechanisms of erasing and programming memory cells and blocks, such as those used for various EEPROMs. Therefore, the write cycle time can be equal to the read cycle time and the power consumption during a write can be reduced significantly.

The MR45V064B can be used in various applications, because the device is guaranteed for the write/read tolerance of 10^{12} cycles per bit and the rewrite count can be extended significantly.

FEATURES

- 8,192-word × 8-bit configuration (Serial Peripheral Interface : SPI)
- A single 1.8V to 3.6V （3.3 V typ）   power supply
- Operating frequency: 40MHz
- Read/write tolerance 10^{12} cycles/bit
- Data retention   10 years
- Guaranteed operating temperature range   −40 to 85°C (Extended temperature version)
- Package options:
     8-pin plastic SOP (P-SOP8-200-1.27-T2K)

PIN CONFIGURATION

8-pin plastic SOP

Note:
Signal names that end with # indicate that the signals are negative-true logic.

PIN DESCRIPTIONS

Pin Name	Description
CS#	Chip Select (input, negative logic) Latches an address by low input, activates the FeRAM, and enables a read or write operation.
WP#	Write Protect(input , negative logic) Write Protect pin controls write-operation to the status-register(BP0,BP1). This pin should be fixed low or high in write-operations.
HOLD#	HOLD(input , negative logic) Hold pin is used when the serial-communication suspended without disable the chip select. When HOLD# is low ,the serial-output is in High-Z status and serial-input/serial-clock are "Don't Care" . CS# should be low in hold operation.
SCK	Serial Clock Serial Clock is the clock input pin for setting for serial data timing. Inputs are latched on the rising edge and output occur on the falling edge.
SI	Serial input SI pins are serial input pins for Operation-code , addresses ,and data-inputs .
SO	Serial output SO pins are serial output pins.
V_{CC}, V_{SS}	Power supply Apply the specified voltage to V_{CC}. Connect V_{SS} to ground.

SPIMODE

SPI mode0　CPOL=0, CPHA=0

CS#

SCK

SI ─── MSB ─ ... ─ LSB

SPI mode3　CPOL=1, CPHA=1

CS#

SCK

SI ─── MSB ─ ... ─ LSB

STATUS REGISTER

b7							b0
SRWD	0	0	0	BP1	BP0	WEL	WIP

Status Register Write Disable

Block Protect Bits

Write Enable Latch

Write In Progress (Always 0)

Name	Function
WIP	Fixed to 0.
WEL	Write Enable Latch. This indicates internal WEL condition.
BP0,BP1	Block Protect: These bits can be changed protect area. This is the software protect.
SRWD	Status Register Write Disable（SRWD）: SRWD controls the effect of the hardware WP# pin. This device will be in hardware-protect by combination of SRWD and WP#.
0	Fixed to 0.

OPERATION-CODE

Operation codes are listed in the table below.If the device receives invalid operation code,the device will be diselected.

| Instruction	Description	Instruction format
WREN	Write Enable	0000 0110
WRDI	Write Disable	0000 0100
RDSR	Read Status Register	0000 0101
WRSR	Write Status Register	0000 0001
READ	Read from Memory Array	0000 0011
WRITE	Write to Memory Array	0000 0010
FSTRD	Fast Read from Memory Array	0000 1011
RDID	Read device ID	1001 1111

COMMANDS

WREN　(Write Enable)

It is necessary to set Write Enable Latch　WEL　bit before write-operation (WRITE and WRSR).
WREN command sets WEL bit.

### WRDI　(Write Disable)

WRDI command resets WEL bit.

RDSR (READ Status Register)

The RDSR command allows to read data of status register.


WRSR (WRITE Status Register

WRSR command allows to write data to status register(SRWD,BP0,BP1). It is necessary to set Write Enable Latch WEL bit by WREN command before executing WRSR.

Note:
WP#=Fix "H"

# LAPIS Semiconductor Co.,Ltd.

READ (Read from Memory Array)

READ command can be valid when CS# goes "L",then the op-code and 16bit-adresses are inputted to serial input"SI".   The inputted adresses are loaded to internal register,then the data from corresponded address is output at serial-output "SO".If CS# will keep "L",the internal adress will be incresed automatically after 8 clocks and will output the data from new-address.When it reaches the most significant adress,the adress counter rolls over tostarting adress,and reading cycle can be continued infinitely.

Note : WP# = fixed "H"

FSTRD (Fast Read from Memory Array)

FSTRD command can be valid when CS# goes "L", then the op-code and 16bit-adresses are inputted to serial input "SI".   After 8bits for dummy byte, the data from corresponded address is output at serial-output "SO".

Note : WP# = fixed "H"

WRITE   (Write to Memory Array

Write command can be valid when CS# goes "L",then the op-code and 16bit-adresses are inputted to serial input"SI".   Writing is terminated when CS# goes high after data-input. If CS# will keep "L",the internal adress will be incresed automatically.When it reaches the most significant adress,the adress counter rolls over to starting adress 0000h,and writing cycle(overwriting) can be continued infinitely.

WRITE (1Byte)

Note : WP# = Fixed "H" , SO=High-Z

WRITE (Page)

Note : WP# = Fixed "H" , SO=High-Z

WRITE PROTECTION

Writing protection block is shown as follows:

Protect Block size

Block Protect BIT		Protected Block	Protected Address Area
BP1	BP0		
0	0	None	None
0	1	Upper 1/4 block	1800h – 1FFFh
1	0	Upper 1/2 block	1000h – 1FFFh
1	1	All	0000h – 1FFFh

Writing Protect

WP#	SRWD	mode	Writing protection status in status register	Protection status in memory	
				Protected blocks	Unprotected blocks
1	0	Software protection (SPM)	Status register is unprotected when WEL-bit is set by WREN command. BP0 and BP1 are unprotected.	Protected	Unprotected
0	0				
1	1				
0	1	Hardware protection (HPM)	Status register is protected. BP0 and BP1 are protected.	Protected	Unprotected

HOLD

Hold status is used for suspending serial comunication without disable the chip. SO becomes "High-Z" and SI is "Don't care" during the hold status. It is necessary to keep CS#=L in hold status.

RDID (Read device ID)

RDID command can be valid when CS# goes "L",then the op-code are inputted to serial input"SI". Then 3bytes of device ID is output at serial-output "SO".

Manufacture id (LAPIS)	device type (MR45V064B)	
1st Byte	2nd Byte	3rd Byte
AEh	83h	05h

Note : WP# = Fixed "H"

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

The application of stress (voltage, current, or temperature) that exceeds the absolute maximum rating may damage the device. Therefore, do not allow actual characteristics to exceed any one parameter ratings

PIN VOLTAGES

Parameter	Symbol	Rating		Unit
		Min.	Max.	
Pin Voltage (Input Signal)	V_{IN}	−0.5	V_{CC} + 0.5	V
Pin Voltage (Input/Output Voltage)	V_{INQ}, V_{OUTQ}	−0.5	V_{CC} + 0.5	V
Power Supply Voltage	V_{CC}	−0.5	4.0	V

TEMPERATURE RANGE

Parameter	Symbol	Rating		Unit	Note
		Min.	Max.		
Storage Temperature (Extended Temperature Version)	Tstg	−55	125	°C	
Operating Temperature (Extended Temperature Version)	Topr	−40	85	°C	

OTHERS

Parameter	Symbol	Rating	Note
Power Dissipation	P_D	1,000mW	Ta=25°C

LAPIS Semiconductor Co.,Ltd.

RECOMMENDED OPERATING CONDITIONS

POWER SUPPLY VOLTAGE

[V]

Parameter	Symbol	Min.	Typ.	Max.	Note
Power Supply Voltage	V_{CC}	1.8	3.3	3.6	
Ground Voltage	V_{SS}	0	0	0	

DC INPUT VOLTAGE

[V]

Parameter	Symbol	Min.	Max.	Note
Input High Voltage	V_{IH}	V_{CC} x 0.7	$V_{CC}+0.3$	
Input Low Voltage	V_{IL}	−0.3	V_{CC} x 0.3	

OVERSHOOT/UNDERSHOOT TOLERANCE

Parameter	Symbol	Pulse Width	Peak
"H" input	$V_{IH\ OVERSHOOT}$	≤ 20ns	$V_{CC}+1.0V$
"L" input	$V_{IL\ UNDERSHOOT}$	≤ 20ns	− 1.0V

DC CHARACTERISTICS

DC INPUT/OUTPUT CHARACTERISTICS

Parameter	Symbol	Condition	Min.	Max.	Unit	Note
Output High Voltage	V_{OH}	$I_{OH} = -2mA$	$V_{CC} \times 0.85$	—	V	V_{CC} 2.0V
			$V_{CC} \times 0.80$	—	V	$V_{CC} < 2.0V$
Output Low Voltage	V_{OL}	$I_{OL} = 2mA$	—	$V_{CC} \times 0.15$	V	
Input Leakage Current	I_{LI}	—	−10	10	µA	
Output Leakage Current	I_{LO}	—	−10	10	µA	

POWER SUPPLY CURRENT

V_{CC}=Max.to Min, Ta=Topr

Parameter	Symbol	Condition	Max.	Unit	Note
Power Supply Current (Standby)	I_{CCS}	V_{IN}=0.2V or V_{CC}−0.2V	10	µA	
Power Supply Current (Operating)	I_{CCA}	V_{IN}=0.2V or V_{CC}−0.2V, SCK=40MHz, I_{OUT}=0mA	3	mA	

AC CHARACTERISTICS (Read Cycle)

V_{CC}=Max. to Min., Ta=Topr.

Parameter	Symbol	MR45V064B		Unit	Note
		Min.	Max.		
Clock frequency	f_C	D.C.	40	MHz	
CS# setup time	t_{SLCH}	10	—	ns	
CS# De-select time	t_{SHSL}	40	—	ns	
CS# hold time	t_{CHSH}	10	—	ns	
SCK High time	t_{CH}	11	—	ns	1
SCK Low time	t_{CL}	11	—	ns	1
Data Setup time	t_{DVCH}	5	—	ns	
Data Hold time	t_{CHDX}	5	—	ns	
SCK Low Hold time after HOLD# inactive	t_{HHCH}	10	—	ns	
SCK Low Hold time after HOLD# active	t_{HLCH}	10	—	ns	
SCK High Setup time before HOLD# active	t_{CHHL}	10	—	ns	
SCK High Setup time before HOLD# inactive	t_{CHHH}	10	—	ns	
Output disable time	t_{SHQZ}	—	12	ns	2
SCK Low to Output Valid time	t_{CLQV}	—	9	ns	$V_{CC} \geqq 2.7V$
		—	10	ns	$V_{CC} < 2.7V$
Output Hold time	t_{CLQX}	0	—	ns	
HOLD# High to Output Low impedance time	t_{HHQX}	—	20	ns	2
HOLD# High to Output High impedance time	t_{HLQZ}	—	20	ns	2

Note: 1. $t_{CH} + t_{CL} \geqq 1/f_C$
2. sample value

# LAPIS Semiconductor Co.,Ltd.

TIMING DIAGRAMS

SERIAL INPUT TIMING

HOLD TIMING

OUTPUT TIMING

POWER-ON and POWER-OFF CHARACTERISTICS

(Under recommended operating conditions)

Parameter	Symbol	Min.	Max.	Unit	Note
Power-On CS# High Hold Time	t_{VHEL}	100	—	ns	1, 2
Power-Off CS# High Hold Time	t_{EHVL}	0	—	ns	1
Power-On Interval Time	t_{VLVH}	0	—	µs	2
Power-On time	tR	30	—	µs/V	
Power-Off time	tF	30	—	µs/V	

Notes:

1. To prevent an erroneous operation, be sure to maintain CS#="H", and set the FeRAM in an inactive state (standby mode) before and after power-on and power-off.

2. Powering on at the intermediate voltage level will cause an erroneous operation; thus, be sure to power up from 0 V.

3. Enter all signals at the same time as power-on or enter all signals after power-on.

Power-On and Power-Off Sequences

LAPIS Semiconductor Co.,Ltd.

READ/WRITE CYCLES and DATA RETENTION

(Under recommended operating conditions)

Parameter	Min.	Max.	Unit	Note
Read/Write Cycle	10^{12}	—	Cycle	
Data Retention	10	—	Year	

CAPACITANCE

Signal	Symbol	Min.	Max.	Unit	Note
Input Capacitance	C_{IN}	—	10	pF	1
Input/Output Capacitance	C_{OUT}	—	10	pF	1

Note:
Sampling value.　Measurement conditions are $V_{IN} = V_{OUT} = GND$, f = 1MHz, and Ta = 25°C

PACKAGE DIMENSIONS

P-SOP8-200-1.27-T2K

(Unit: mm)

4.90±0.20

5.25Max(Include burr)

6.00±0.30

3.90±0.20

INDEX MARK

0.545

1.27

0.42±0.10

0.20+0.05/-0.01

1.375±0.10

0.175

0~10°

0.45MIN.

0.10

SEATING PLANE

NOTES:
1. LEAD WIDTH DOES NOT INCLUDE TRIM OFFSET.
2. PACKAGE WIDTH AND LENGTH DO NOT INCLUDE MOLD PROTRUSION DIEPAD SUPPORT
   PROTRUSION AND CAVITY OFFSET BETWEEN TOP AND BOTTOM CAVITY.
3. THE SEATING PLANE IS THE SURFACE WHICH THE PACKAGE IS MOUNTED ON AND GETS IN CONTACT WITH.

LAPIS Semiconductor Co.,Ltd.

Package material	Epoxy resin
Lead frame material	Cu alloy
Lead finish	Sn (100%)
Solder thickness	10μm Typ.
Package weight (g)	0.077 TYP.
Rev. No./Last Revised	5 / Oct. 19, 2011

Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact a ROHM sales office for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

Revision History

Document No.	Date	Page		Description
		Previous Edition	Current Edition	
FEDR45V064B-01	Jan. 08, 2016	–	–	Final edition 1

Notes
1) The information contained herein is subject to change without notice.
2) Although LAPIS Semiconductor is continuously working to improve product reliability and quality, semiconductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury or fire arising from failure, please take safety measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. LAPIS Semiconductor shall have no responsibility for any damages arising out of the use of our Products beyond the rating specified by LAPIS Semiconductor.
3) Examples of application circuits, circuit constants and any other information contained herein are provided only to illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.
4) The technical information specified herein is intended only to show the typical functions of the Products and examples of application circuits for the Products.   No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of LAPIS Semiconductor or any third party with respect to the information contained in this document; therefore LAPIS Semiconductor shall have no responsibility whatsoever for any dispute, concerning such rights owned by third parties, arising out of the use of such technical information.
5) The Products are intended for use in general electronic equipment (i.e. AV/OA devices, communication, consumer systems, gaming/entertainment sets) as well as the applications indicated in this document.
6) The Products specified in this document are not designed to be radiation tolerant.
7) For use of our Products in applications requiring a high degree of reliability (as exemplified below), please contact and consult with a LAPIS Semiconductor representative: transportation equipment (i.e. cars, ships, trains), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems.
8) Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters.
9) LAPIS Semiconductor shall have no responsibility for any damages or injury arising from non-compliance with the recommended usage conditions and specifications contained herein.
10) LAPIS Semiconductor has used reasonable care to ensure the accuracy of the information contained in this document. However, LAPIS Semiconductor does not warrant that such information is error-free and LAPIS Semiconductor shall have no responsibility for any damages arising from any inaccuracy or misprint of such information.
11) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. For more details, including RoHS compatibility, please contact a ROHM sales office. LAPIS Semiconductor shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
12) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act.
13) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Semiconductor.

LAPIS Semiconductor Co.,Ltd.

2-4-8 Shinyokohama, Kouhoku-ku,
Yokohama 222-8575, Japan
http://www.lapis-semi.com/en/