



# RF Power Field Effect Transistor

## N-Channel Enhancement-Mode Lateral MOSFET

Designed for CDMA base station applications with frequencies from 865 to 960 MHz. Can be used in Class AB and Class C for all typical cellular base station modulation formats.

- Typical Single-Carrier W-CDMA Performance:  $V_{DD} = 28$  Volts,  $I_{DQ} = 1400$  mA,  $P_{out} = 63$  Watts Avg., IQ Magnitude Clipping, Channel Bandwidth = 3.84 MHz, Input Signal PAR = 7.5 dB @ 0.01% Probability on CCDF.

Frequency	$G_{ps}$ (dB)	$\eta_D$ (%)	Output PAR (dB)	ACPR (dBc)
920 MHz	18.4	36.5	6.1	-37.8
940 MHz	18.3	36.2	6.1	-37.9
960 MHz	18.1	36.3	6.1	-37.8

- Capable of Handling 10:1 VSWR, @ 32 Vdc, 940 MHz, 330 Watts CW Output Power (3 dB Input Overdrive from Rated  $P_{out}$ ), Designed for Enhanced Ruggedness
- Typical  $P_{out}$  @ 1 dB Compression Point  $\approx$  230 Watts CW

### 880 MHz

- Typical Single-Carrier W-CDMA Performance:  $V_{DD} = 28$  Volts,  $I_{DQ} = 1400$  mA,  $P_{out} = 63$  Watts Avg., IQ Magnitude Clipping, Channel Bandwidth = 3.84 MHz, Input Signal PAR = 7.5 dB @ 0.01% Probability on CCDF.

Frequency	$G_{ps}$ (dB)	$\eta_D$ (%)	Output PAR (dB)	ACPR (dBc)
865 MHz	18.9	36.1	6.2	-38.7
880 MHz	18.9	36.3	6.2	-38.6
895 MHz	18.7	36.2	6.1	-38.8

### Features

- 100% PAR Tested for Guaranteed Output Power Capability
- Characterized with Series Equivalent Large-Signal Impedance Parameters and Common Source S-Parameters
- Internally Matched for Ease of Use
- Integrated ESD Protection
- Greater Negative Gate-Source Voltage Range for Improved Class C Operation
- 225°C Capable Plastic Package
- Designed for Digital Predistortion Error Correction Systems
- Optimized for Doherty Applications
- RoHS Compliant
- In Tape and Reel. R3 Suffix = 250 Units, 32 mm Tape Width, 13 inch Reel.


**Table 1. Maximum Ratings**

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DSS}$	-0.5, +70	Vdc
Gate-Source Voltage	$V_{GS}$	-6.0, +10	Vdc
Operating Voltage	$V_{DD}$	32, +0	Vdc
Storage Temperature Range	$T_{stg}$	-65 to +150	°C
Case Operating Temperature	$T_C$	150	°C
Operating Junction Temperature (1,2)	$T_J$	225	°C

1. Continuous use at maximum temperature will affect MTTF.
2. MTTF calculator available at <http://www.freescale.com/rf>. Select Software & Tools/Development Tools/Calculators to access MTTF calculators by product.

**MRF8S9232NR3**

**865-960 MHz, 63 W AVG., 28 V  
 SINGLE W-CDMA  
 LATERAL N-CHANNEL  
 RF POWER MOSFET**



**CASE 2021-03, STYLE 1  
 OM-780-2  
 PLASTIC**

**Table 2. Thermal Characteristics**

Characteristic	Symbol	Value (1,2)	Unit
Thermal Resistance, Junction to Case Case Temperature 76°C, 63 W CW, 28 Vdc, I <sub>DQ</sub> = 1400 mA, 960 MHz Case Temperature 82°C, 230 W CW, 28 Vdc, I <sub>DQ</sub> = 1400 mA, 960 MHz	R <sub>θJC</sub>	0.27 0.25	°C/W

**Table 3. ESD Protection Characteristics**

Test Methodology	Class
Human Body Model (per JESD22-A114)	2
Machine Model (per EIA/JESD22-A115)	B
Charge Device Model (per JESD22-C101)	IV

**Table 4. Moisture Sensitivity Level**

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD22-A113, IPC/JEDEC J-STD-020	3	260	°C

**Table 5. Electrical Characteristics** (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

**Off Characteristics**

Zero Gate Voltage Drain Leakage Current (V <sub>DS</sub> = 70 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	—	—	10	μAdc
Zero Gate Voltage Drain Leakage Current (V <sub>DS</sub> = 28 Vdc, V <sub>GS</sub> = 0 Vdc)	I <sub>DSS</sub>	—	—	1	μAdc
Gate-Source Leakage Current (V <sub>GS</sub> = 5 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	—	—	1	μAdc

**On Characteristics**

Gate Threshold Voltage (V <sub>DS</sub> = 10 Vdc, I <sub>D</sub> = 920 μAdc)	V <sub>GS(th)</sub>	1.5	2.3	3.0	Vdc
Gate Quiescent Voltage (V <sub>DD</sub> = 28 Vdc, I <sub>D</sub> = 1400 mAdc, Measured in Functional Test)	V <sub>GS(Q)</sub>	2.2	3	3.7	Vdc
Drain-Source On-Voltage (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 3.4 Adc)	V <sub>DS(on)</sub>	0.1	0.2	0.3	Vdc

**Functional Tests** <sup>(3)</sup> (In Freescale Test Fixture, 50 ohm system) V<sub>DD</sub> = 28 Vdc, I<sub>DQ</sub> = 1400 mA, P<sub>out</sub> = 63 W Avg., f = 960 MHz, Single-Carrier W-CDMA, IQ Magnitude Clipping, Input Signal PAR = 7.5 dB @ 0.01% Probability on CCDF. ACPR measured in 3.84 MHz Channel Bandwidth @ ±5 MHz Offset.

Power Gain	G <sub>ps</sub>	17.0	18.1	20.0	dB
Drain Efficiency	η <sub>D</sub>	33.0	36.3	—	%
Output Peak-to-Average Ratio @ 0.01% Probability on CCDF	PAR	5.8	6.1	—	dB
Adjacent Channel Power Ratio	ACPR	—	-37.8	-35.5	dBc
Input Return Loss	IRL	—	-23	-9	dB

**Typical Broadband Performance** (In Freescale Test Fixture, 50 ohm system) V<sub>DD</sub> = 28 Vdc, I<sub>DQ</sub> = 1400 mA, P<sub>out</sub> = 63 W Avg., Single-Carrier W-CDMA, IQ Magnitude Clipping, Input Signal PAR = 7.5 dB @ 0.01% Probability on CCDF. ACPR measured in 3.84 MHz Channel Bandwidth @ ±5 MHz Offset.

Frequency	G <sub>ps</sub> (dB)	η <sub>D</sub> (%)	Output PAR (dB)	ACPR (dBc)	IRL (dB)
920 MHz	18.4	36.5	6.1	-37.8	-13
940 MHz	18.3	36.2	6.1	-37.9	-19
960 MHz	18.1	36.3	6.1	-37.8	-23

1. MTTF calculator available at <http://www.freescale.com/rf>. Select Software & Tools/Development Tools/Calculators to access MTTF calculators by product.
2. Refer to AN1955, *Thermal Measurement Methodology of RF Power Amplifiers*. Go to <http://www.freescale.com/rf>. Select Documentation/Application Notes - AN1955.
3. Part internally matched both on input and output.


(continued)

**Table 5. Electrical Characteristics** ( $T_A = 25^\circ\text{C}$  unless otherwise noted) (continued)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>Typical Performances</b> (In Freescale Test Fixture, 50 ohm system) $V_{DD} = 28\text{ Vdc}$ , $I_{DQ} = 1400\text{ mA}$ , 920–960 MHz Bandwidth					
$P_{out}$ @ 1 dB Compression Point, CW	P1dB	—	230	—	W
IMD Symmetry @ 230 W PEP, $P_{out}$ where IMD Third Order Intermodulation $\cong 30\text{ dBc}$ (Delta IMD Third Order Intermodulation between Upper and Lower Sidebands $> 2\text{ dB}$ )	IMD <sub>sym</sub>	—	20	—	MHz
VBW Resonance Point (IMD Third Order Intermodulation Inflection Point)	VBW <sub>res</sub>	—	65	—	MHz
Gain Flatness in 40 MHz Bandwidth @ $P_{out} = 63\text{ W Avg.}$	$G_F$	—	0.3	—	dB
Gain Variation over Temperature ( $-30^\circ\text{C}$ to $+85^\circ\text{C}$ )	$\Delta G$	—	0.019	—	dB/ $^\circ\text{C}$
Output Power Variation over Temperature ( $-30^\circ\text{C}$ to $+85^\circ\text{C}$ )	$\Delta P1\text{dB}$	—	0.023	—	dB/ $^\circ\text{C}$

**Typical Broadband Performance — 880 MHz** (In Freescale 880 MHz Test Fixture, 50 ohm system)  $V_{DD} = 28\text{ Vdc}$ ,  $I_{DQ} = 1400\text{ mA}$ ,  $P_{out} = 63\text{ W Avg.}$ , Single-Carrier W-CDMA, IQ Magnitude Clipping, Input Signal PAR = 7.5 dB @ 0.01% Probability on CCDF. ACPR measured in 3.84 MHz Channel Bandwidth @  $\pm 5\text{ MHz}$  Offset.

Frequency	$G_{ps}$ (dB)	$\eta_D$ (%)	Output PAR (dB)	ACPR (dBc)	IRL (dB)
865 MHz	18.9	36.1	6.2	-38.7	-14
880 MHz	18.9	36.3	6.2	-38.6	-15
895 MHz	18.7	36.2	6.1	-38.8	-14



\*C1 and C23 are mounted vertically.

Figure 1. MRF8S9232NR3 Test Circuit Component Layout

Table 6. MRF8S9232NR3 Test Circuit Component Designations and Values

Part	Description	Part Number	Manufacturer
B1	Short Ferrite Bead	MPZ2012S300AT000	TDK
C1, C19	4.7 pF Chip Capacitors	ATC100B4R7CT500XT	ATC
C2, C10, C11, C15, C16, C26	10 $\mu$ F, 50 V Chip Capacitors	C5750X7R1H106K	TDK
C3	1.2 pF Chip Capacitor	ATC100B1R2CT500XT	ATC
C4, C7	2.0 pF Chip Capacitors	ATC100B2R0BT500XT	ATC
C5, C9, C14, C23, C28	39 pF Chip Capacitors	ATC100B390JT500XT	ATC
C6, C8	3.3 pF Chip Capacitors	ATC100B3R3BT500XT	ATC
C12, C13	5.1 pF Chip Capacitors	ATC100B5R1BT500XT	ATC
C17, C22	470 $\mu$ F, 63 V Electrolytic Capacitors	MCGPR63V477M13X26-RH	Multicomp
C18	0.8 pF Chip Capacitor	ATC100B0R8BT500XT	ATC
C20	1.7 pF Chip Capacitor	ATC100B1R7BT500XT	ATC
C21	1.5 pF Chip Capacitor	ATC100B1R5BT500XT	ATC
C24	62 pF Chip Capacitor	ATC100B620JT500XT	ATC
C25, C27	330 nF 100 V Chip Capacitors	C1210C334K1RAC	Kemet
C29, C30	220 nF 50 V Chip Capacitors	GRM32DR72E224KW01L	TDK
R1, R2	2 $\Omega$ , 1/4 W Chip Resistors	CRCW12062R0FNEA	Vishay
PCB	0.020", $\epsilon_r = 3.5$	RO4350B	Rogers

## TYPICAL CHARACTERISTICS




Figure 2. Output Peak-to-Average Ratio Compression (PARC) Broadband Performance @  $P_{out} = 63$  Watts Avg.




Figure 3. Intermodulation Distortion Products versus Two-Tone Spacing




Figure 4. Output Peak-to-Average Ratio Compression (PARC) versus Output Power

## TYPICAL CHARACTERISTICS




Figure 5. Single-Carrier W-CDMA Power Gain, Drain Efficiency and ACPR versus Output Power




Figure 6. Broadband Frequency Response

## W-CDMA TEST SIGNAL




Figure 7. CCDF W-CDMA IQ Magnitude Clipping, Single-Carrier Test Signal





Figure 8. Single-Carrier W-CDMA Spectrum

$V_{DD} = 28 \text{ Vdc}$ ,  $I_{DQ} = 1400 \text{ mA}$ ,  $P_{out} = 63 \text{ W Avg.}$

f MHz	$Z_{source}$ $\Omega$	$Z_{load}$ $\Omega$
820	4.01 - j3.00	2.97 - j0.68
840	3.91 - j3.08	2.95 - j0.68
860	3.78 - j3.14	2.83 - j0.65
880	3.75 - j3.20	2.75 - j0.55
900	3.76 - j3.37	2.75 - j0.46
920	3.63 - j3.62	2.74 - j0.44
940	3.31 - j3.71	2.67 - j0.39
960	3.00 - j3.61	2.60 - j0.25
980	2.91 - j3.58	2.58 - j0.21

$Z_{source}$  = Test circuit impedance as measured from gate to ground.

$Z_{load}$  = Test circuit impedance as measured from drain to ground.



**Figure 9. Series Equivalent Source and Load Impedance**

$V_{DD} = 28 \text{ Vdc}$ ,  $I_{DQ} = 1150 \text{ mA}$ ,  $P_{out} = 63 \text{ W Avg.}$ , Pulsed CW, 10  $\mu\text{sec}(\text{on})$ , 10% Duty Cycle

f (MHz)	$Z_{source} (\Omega)$	$Z_{load}^{(1)} (\Omega)$	Max Output Power					
			P1dB			P3dB		
			(dBm)	(W)	$\eta_D$ (%)	(dBm)	(W)	$\eta_D$ (%)
920	2.13 - j3.67	6.00 + j0.73	55.2	331	54.2	56.0	401	58.6
940	2.74 - j3.80	7.28 + j3.55	55.3	335	46.6	55.9	387	50.3
960	3.66 - j3.76	6.49 + j3.72	55.6	366	49.9	55.8	380	51.8

(1) Load impedance for optimum P1dB power.

$Z_{source}$  = Impedance as measured from gate contact to ground.

$Z_{load}$  = Impedance as measured from drain contact to ground.




Figure 10. Load Pull Performance — Maximum P1dB Tuning

$V_{DD} = 28 \text{ Vdc}$ ,  $I_{DQ} = 1150 \text{ mA}$ ,  $P_{out} = 63 \text{ W Avg.}$ , Pulsed CW, 10  $\mu\text{sec}(\text{on})$ , 10% Duty Cycle

f (MHz)	$Z_{source} (\Omega)$	$Z_{load}^{(1)} (\Omega)$	Max Drain Efficiency					
			P1dB			P3dB		
			(dBm)	(W)	$\eta_D$ (%)	(dBm)	(W)	$\eta_D$ (%)
920	2.13 - j3.67	1.66 - j1.20	52.2	167	70.1	53.0	197	73.0
940	2.74 - j3.80	1.95 - j1.22	52.3	170	69.6	53.2	209	72.3
960	3.66 - j3.76	2.16 - j1.24	52.2	164	69.5	52.9	193	72.0

(1) Load impedance for optimum P1dB efficiency.

$Z_{source}$  = Impedance as measured from gate contact to ground.

$Z_{load}$  = Impedance as measured from drain contact to ground.





Figure 11. Load Pull Performance — Maximum Efficiency Tuning






\*C1 and C23 are mounted vertically.

Figure 12. MRF8S9232NR3 Test Circuit Component Layout — 865-895 MHz


Table 7. MRF8S9232NR3 Test Circuit Component Designations and Values — 865-895 MHz

Part	Description	Part Number	Manufacturer
B1	Short Ferrite Bead	MPZ2012S300AT000	TDK
C1, C19	4.7 pF Chip Capacitors	ATC100B4R7CT500XT	ATC
C2, C10, C11, C15, C16, C26	10 $\mu$ F, 50 V Chip Capacitors	C5750X7R1H106K	TDK
C3	2.0 pF Chip Capacitor	ATC100B2R0BT500XT	ATC
C4	1.8 pF Chip Capacitor	ATC100B1R8CT500XT	ATC
C5, C9, C14, C23, C28	39 pF Chip Capacitors	ATC100B390JT500XT	ATC
C6, C8	3.3 pF Chip Capacitors	ATC100B3R3BT500XT	ATC
C7	3.9 pF Chip Capacitor	ATC100B3R9BT500XT	ATC
C12, C13	5.1 pF Chip Capacitors	ATC100B5R1BT500XT	ATC
C17, C22	470 $\mu$ F, 63 V Electrolytic Capacitors	MCGPR63V477M13X26-RH	Multicomp
C18, C29	220 nF 50 V Chip Capacitors	GRM32DR72E224KW01L	TDK
C20	1.7 pF Chip Capacitor	ATC100B1R7BT500XT	ATC
C21	1.5 pF Chip Capacitor	ATC100B1R5BT500XT	ATC
C24	62 pF Chip Capacitor	ATC100B620JT500XT	ATC
C25, C27	330 nF 100 V Chip Capacitors	C1210C334K1RAC	Kemet
R1, R2	2 $\Omega$ , 1/4 W Chip Resistors	CRCW12062R0FNEA	Vishay
PCB	0.020", $\epsilon_r = 3.5$	RO4350B	Rogers


### TYPICAL CHARACTERISTICS — 865-895 MHz



**Figure 13. Output Peak-to-Average Ratio Compression (PARC) Broadband Performance @  $P_{out} = 63$  Watts Avg.**



**Figure 14. Single-Carrier W-CDMA Power Gain, Drain Efficiency and ACPR versus Output Power**



**Figure 15. Broadband Frequency Response**

$V_{DD} = 28 \text{ Vdc}$ ,  $I_{DQ} = 1400 \text{ mA}$ ,  $P_{out} = 63 \text{ W Avg.}$

f MHz	$Z_{source}$ $\Omega$	$Z_{load}$ $\Omega$
820	5.14 - j2.18	2.24 - j0.69
840	5.27 - j2.61	2.17 - j0.69
860	5.17 - j3.00	2.04 - j0.64
880	5.03 - j3.33	1.95 - j0.53
900	4.93 - j3.70	1.90 - j0.42
920	4.64 - j4.10	1.85 - j0.36
940	4.10 - j4.28	1.75 - j0.25
960	3.62 - j4.18	1.62 - j0.11
980	3.51 - j4.10	1.60 - j0.04

$Z_{source}$  = Test circuit impedance as measured from gate to ground.

$Z_{load}$  = Test circuit impedance as measured from drain to ground.






Figure 16. Series Equivalent Source and Load Impedance — 865–895 MHz

### PACKAGE DIMENSIONS



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: <b>OM780-2 STRAIGHT LEAD</b>	DOCUMENT NO: 98ASA10831D	REV: B
	CASE NUMBER: 2021-03	22 OCT 2009
	STANDARD: NON-JEDEC	



BOTTOM VIEW  
VIEW G-G

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: OM780-2 STRAIGHT LEAD	DOCUMENT NO: 98ASA10831D	REV: B	
	CASE NUMBER: 2021-03	22 OCT 2009	
	STANDARD: NON-JEDEC		

NOTES:

1. CONTROLLING DIMENSION: INCH
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
3. DATUM PLANE -H- IS LOCATED AT TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
4. DIMENSIONS "D" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 PER SIDE. DIMENSIONS "D AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
5. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-.
7. DIMENSION A1 APPLIES WITHIN ZONE "J" ONLY
8. HATCHING REPRESENTS THE EXPOSED AREA OF THE HEAT SLUG. THE DIMENSIONS D1 AND E2 REPRESENT THE VALUES BETWEEN THE TWO OPPOSITE POINTS ALONG THE EDGES OF EXPOSED AREA OF HEAT SLUG.

STYLE 1:

- PIN 1 - DRAIN
- PIN 2 - GATE
- PIN 3 - SOURCE

DIM	INCH		MILLIMETER		DIM	INCH		MILLIMETER	
	MIN	MAX	MIN	MAX		MIN	MAX	MIN	MAX
A	0.148	.152	3.76	3.86	b	.497	.503	12.62	12.78
A1	.059	.065	1.50	1.65	c1	.007	.011	0.18	0.28
D	.808	.812	20.52	20.62	e1	.721	.729	18.31	18.52
D1	.720	----	18.29	----					
E	.762	.770	19.36	19.56	aaa	.004		0.10	
E1	.390	.394	9.91	10.01					
E2	.306	----	7.77	----					
E3	.383	.387	9.73	9.83					
F	.025 BSC		0.635 BSC						

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE:  OM780-2 STRAIGHT LEAD	DOCUMENT NO: 98ASA10831D		REV: B
	CASE NUMBER: 2021-03		22 OCT 2009
	STANDARD: NON-JEDEC		

## PRODUCT DOCUMENTATION, SOFTWARE AND TOOLS

Refer to the following documents and software to aid your design process.

### Application Notes

- AN1907: Solder Reflow Attach Method for High Power RF Devices in Over-Molded Plastic Packages
- AN1955: Thermal Measurement Methodology of RF Power Amplifiers
- AN3789: Clamping of High Power RF Transistors and RFICs in Over-Molded Plastic Packages

### Engineering Bulletins

- EB212: Using Data Sheet Impedances for RF LDMOS Devices

### Software

- Electromigration MTTF Calculator
- RF High Power Model
- .s2p File

For Software, do a Part Number search at <http://www.freescale.com>, and select the "Part Number" link. Go to the Software & Tools tab on the part's Product Summary page to download the respective tool.

## REVISION HISTORY

The following table summarizes revisions to this document.

Revision	Date	Description
0	Oct. 2011	• Initial Release of Data Sheet

## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **Web Support:**

<http://www.freescale.com/support>

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
1-800-441-2447 or +1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2011. All rights reserved.

